VHDL, Verilog synthesizable and simulation models.

A high-level processor specification language. it views a processor as a machine that executes a set of instructions. syntax, image, functionality (side-effect), resource-usage and timing of each instruction are described in a hierarchical form.